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I . I N T R O D U C T I O N
The auto interference effects like cross-talk and dispersion of the digital wired interconnects limit the capacity of the on-chip and chip-to-chip communication channels. Wireless interconnects, based on CMOS radio frequency (CMOS RF) front-ends and on-chip integrated antennas, have a potential to overcome the bandwidth limitations of the wired communication links. CMOS RF circuits with operating frequencies up to 80 GHz belong to the state of the art [1] [2] [3] [4] . The integration of antennas in silicon monolithic integrated millimeter-wave circuits (SIMMWICs) with high-resistivity substrate has already been described in the literature [5, 6] . The restrictions in on-chip integrated antenna design are due to the cost of the chip area and the losses in the low-resistivity substrate, used in CMOS technology. Monolithic integrated antennas, published in the literature, include linear, meander, and zigzag dipoles, loop antennas [7, 8] , and planar inverted-F antennas [9] . These antenna types require considerable area on the chip and exhibit narrow frequency bandwidth. Kikkawa et al. have investigated the behavior of fractal antennas, integrated on silicon substrates [10] , which showed wide-band characteristics, but at the cost of considerable chip area. Mendes et al. have deposited high-resistivity polycrystalline silicon on the chip used as the substrate for a patch antenna [11] . This approach saves chip area, as the antenna is placed above the circuit layers, but the frequency bandwidth provided is quite narrow.
The approach, proposed in this work, is based on the sharing of chip area between the integrated circuit and the antenna [12] . This is achieved by subdividing the CMOS circuit ground plane into parts and using these parts as antenna electrodes. The circuits have to be designed in such a way that the ground layer of the power supply circuitry is implemented on the top-most metallic layer. Figure 1(a) shows the top view and Fig. 1(b) shows the cross section of the circuit structure. Figure 1 (c) presents a detailed view of the interconnection layers of the integrated circuit. The metallic top layer with 1.5 mm thickness serves as the local ground layer for the electronic circuit underneath. Under this top layer is located a layer with a thickness of 8-10 mm, containing the active elements, embedded in low-resistivity silicon, and the metallic interconnects. The silicon substrate of 675 mm thickness has a resistivity of 1000 V cm or more. The bottom of the chip is continuously covered by a bottom ground layer. The top layer is subdivided into patches, as shown in Fig. 1 . DC supply of the circuits under the patches and ground connection of the patches is performed via inductive blocks. If two patch areas (this includes the patches as well as the circuitry under the patches) are connected by a number of n interconnect wires, this bundle of wires carries n21 transmission line modes and one antenna mode [13] . For any transmission line mode the total current flowing through all the interconnects is zero, whereas the total current flowing through all interconnects between two patches is the antenna current exciting the respective pair of patches as an antenna. The field excited by the antenna mode excitation extends over the whole thickness of the substrate and only minor parts of the fields are stored in the lowresistivity layer; therefore, the losses due to the low-resistivity substrate are limited and the antenna modes are weakly coupled with the transmission line modes. Furthermore, the interference between circuit and antenna modes can be suppressed by using, for the wireless communication link, a frequency band above the operating frequency band used by the circuits. The proposed solution has the following advantages: it does not require additional chip area and it is cost efficient, since it can be realized with modified CMOS technology. The modification concerns the use of high-resistivity substrate and the limitation of low-resistivity epitactical layers for the active devices to a few micrometer thickness.
I I . V E R I F I C A T I O N O F T H E R A D I A T I O N P A R A M E T E R S
In order to verify the radiation parameters of the proposed antenna structure, a benchmark case has been investigated and a scaled prototype has been manufactured and measured. Several assumptions have been made for this study. It has been assumed that the electronic circuit interconnects have no influence on the antenna radiation characteristics. The losses of the substrate have also been neglected. The feeding of the antenna has been realized using an external power generator. These assumptions allow for the investigation of the antenna parameters using a scaled prototype, manufactured on a highfrequency laminate instead of on silicon.
In the following, we investigate a structure consisting of four rectangular patches, placed in a 2 Â 2 arrangement, as shown in Fig. 2 . If the two sets of diagonally arranged patches are excited by two generators, as presented in Fig. 2(a) , the resulting structure can be used as two separate antennas for a 2 Â 2 MIMO channel. Another radiation regime can be generated by exciting the two sets of neighboring patches, as shown in Fig. 2 (b). For this excitation the antenna exhibits a different resonant frequency.
A 2 Â 2 patch arrangement with patch dimensions of 20 Â 15 mm 2 with diagonal excitation, as shown in Fig. 3 , has been investigated in order to analyze the antenna operating mode. The chosen substrate is RO4350B TM with 1 r ¼ 3.48; therefore, this investigation does not account for the losses in the silicon substrate. The generator excites a wave, which propagates in the gap between the patches from the generator toward the antenna edges. When the wave reaches the end of the gap, it is reflected back, thus forming a standing wave pattern between the patches. The 15 mm length between the generator and the antenna edge will represent an open-circuited transmission line resonator with resonance frequency, corresponding to l g /2 ¼ 15 mm, where l g is the guided wavelength. This corresponds to a frequency of
where c 0 is the velocity of light in free space. The effective dielectric permittivity of the transmission line is 1 r,eff ¼ 1/2(1 þ 1 r ), because the electric field of the transmission line spreads over both the substrate underneath and in the free space above the metallization. Since the transmission line resonator, formed by the gap, is not terminated with a perfect open circuit, the effective length of the gap is a bit bigger and the resonant frequency of the resonator will be a bit greater than computed in (1). Performing the same computation for the other gap with length 20 mm, we obtain a resonant frequency of 5.01 GHz.
The numerical results for the antenna return loss (Fig. 4) show a resonance, occurring at 5.9 GHz, which is between the two resonant frequencies of the gaps. The current distribution, presented in Fig. 5 , shows the standing wave patterns. The radiation pattern of the antenna is shown in Fig. 6 . The direction of maximum radiation in the plane of the patches is along the diagonal of the patches, i.e. at f ¼ 2508 and 1308. The presented pattern is computed with only one set of diagonal patches excited. Both sets can be excited with two independent generators, e.g. for 2 Â 2 MIMO channel (Fig 2(a) ). In that case the coupling between the two patch sets will be severe, as seen in Fig. 7 , and can degrade the MIMO channel performance. Two sets of the described antennas were manufactured and measured. A printed circuit wide-band balun [14] for the antenna feeding networks was manufactured. A sample link has been constructed. As in chip-to-chip communication near-field data links are of major interest, the distance between the receiver and the transmitter antenna was 35 mm (Fig 3) . The simulated and measured antenna return loss and channel insertion loss are presented in Fig. 4 .
I I I . T H E I N T E R C O N N E C T S A N D A N T E N N A F E E D I N G
The discussion in the previous section neglected the influence of the electronic circuit interconnects. This assumption, as shown in [12] , is justified for the interconnects, which are located underneath the antenna patches, but the interconnects, which connect the areas under separate patches (see Fig. 1(c) ) have a severe effect on the input impedance. This can be understood as follows. The gap between the patches is very small (50 mm in our case); therefore, most of the electric energy of the antenna is concentrated in the vicinity of the gap between the two patches. Therefore, the radiation properties of the antenna emerge due to the standing wave, generated in the slot between the patches, which is fed with energy at one end and terminated with an open-circuit at the other end. Introducing the interconnection wire we effectively shortcircuit this slot, thus perturbing the standing wave and changing the input impedance and the resonance frequency.
Consider, for example, a two-patch antenna, fabricated on a silicon substrate, with patch dimensions of 1.2 Â 2 mm, as shown in Fig. 8(a) . The resonance frequency of this antenna is 66 GHz. We have selected an operating frequency bandwidth with center frequency of 66 GHz for the following reasons: the state-of-the-art RF CMOS technology allows operation in that frequency range; the high operation frequency yields higher bandwidths and thus greater channel Coupling coefficient between the two excitation ports from Fig. 2(a) . The patch dimensions are as in Fig. 3. integrated on-chip antennascapacity; and the atmospheric attenuation due to the resonance of the oxygen molecules provides a smaller cross-talk between adjacent communication channels. Consider a fourwire interconnection bus, located at a distance d from the patch edge. The wire geometry is presented in Fig. 8(b) . The interconnect has a length of 200 mm and each wire has a cross section of 5 Â 5 mm 2 . The bus is positioned 5 mm below from the ground plane. The bus wires are connected to the ground plate on one side to account for the low output impedance of the CMOS stage and left open-circuited at the other end to account for the high input impedance. One of the wires is short-circuited on both ends, thus providing low-frequency connection between the two ground plates. Figure 9 (a) compares the return loss of the antenna for different positions of the interconnection bus relative to the patch edge, as well as in the absence of interconnects. Figures 9(b) and 9(c) show a comparison of the field distribution in the gap between the patches in the presence and in the absence of an interconnection bus. The dimension of the arrows in these figures is proportional to the logarithm of the field magnitude. Note the difference in the marked areas.
Another problem that arises due to the interconnection wires, located between two patches, is the coupling between the antenna mode and the transmission line modes. This leads to induced voltage on the interconnection bus, which can lead to noticeable bit error rate degradation. Using the model, described above, we can compute the coupling coefficient between the antenna and the interconnect. The result is presented in Fig. 10 .
The discussion above has outlined three problems in the usage of the circuit ground planes as antenna electrodes: the influence of the cross-patch interconnects on the antenna field distribution; the coupling between the antenna mode and the transmission line modes; and the DC connection via inductors between different patches. These problems can be solved simultaneously by introducing a transformer in the feeding circuitry of the antenna. The principle of operation of such transformer is presented below.
Consider a transformer with three windings, denoted by 1, 2, and 3, as shown in Fig. 11 . The self-inductance of windings 2 and 3, as well as the mutual inductance between them M 23 are very small for the operational frequency of the CMOS circuit. The mutual inductance between windings 1 and 2 M 12 , and between windings 1 and 3 M 13 are the same, i.e. M 12 ¼ M 13 . Winding 2 connects a digital circuit output stage to an input stage. Winding 3 connects the local CMOS circuitry ground planes, denoted by GND1 and GND2, which are also Fig. 8(a) ). Figure 12 presents an implementation of the described principle. In order to make the mutual inductances M 13 and M 23 equal, the interconnection wires are of equal cross section and are placed symmetrically around the feeding winding. Winding 3 of the transformer is directly feeding the patch antenna, drawn schematically in Fig. 8(a) . The patch antenna exhibits a resonance at 66 GHz. The dimensions of the transformer are 100 Â 65 mm 2 . The cross section of the primary winding is 15 Â 5 mm 2 . The cross section of the secondary windings is 5 Â 5 mm 2 .
The gap between all windings is 5 mm. The transmission line, constituted by windings 2 and 3, has a characteristic impedance of 40 V and electrical length of 828 at 66 GHz. The insertion loss between the feeding and the antenna input of this transformer, as well as the coupling to the input of the buffer, are presented in Fig. 13 . It can be seen that the insertion loss is relatively big-about 24 dB, which is mostly due to impedance mismatch and due to the substrate losses, but this value is close to the reported values in other works [15] . The coupling to the buffer input is quite low, as expected.
I V . C O N C L U S I O N S
In this work an integrated on-chip antenna has been presented. The antenna design is based on the sharing of chip area between the electronic circuits and the radiating elements. This has been achieved by subdividing the ground plane of the circuit into patches and using these patches as antenna electrodes. The interference between the antenna and the circuit has been minimized by introducing a transformer in the feeding network of the antenna, thus exciting interconnects in transmission line modes and the antenna electrodes in antenna modes. The computed radiation characteristics of the antenna have been verified experimentally using a scaled prototype.
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